

Copyright © 2001 José María Nadal Serrano.
Permission is granted to copy, distribute

General description of the problem

2.1 A word on Cyclic Redundancy Codes

As it is easily imaginable, we all would like to have no errors when transmitting data over the network. However, in practice, errors are inevitable. This is why we need error detection and correction codes. Cyclic Redundancy Codes (CRC) are a type of error detection code that are widely used in networking and data storage.

There are several algorithms for multiplying two n -bit numbers in $O(n^2)$ time.


3.1 The algorithm


There are several

but I didn't realize of this "bug" in these early stages of the design). Anyway this is a good register lenght, since it provides us with a good clock speed reduction

φ_1

φ_2






A.1 Files dependency tree

Different files and different levels in the hierarchy have been used in the description of the CRC generator for the sake of clearness.

The structure is graphically represented in figure 15



```
library IEEE;  
use IEEE.std_logic_1164.all;  
F
```

```

begin -- behavior

    -- purpose: Pipelining register activated by phiM
    -- type    : sequential
    -- inputs  : phiM, reset, input (16 bits)
    -- outputs: output (16 bits)
    p_input_phiM_register: process (phiM, reset)
    begin -- process p_input_phiM_register
        if reset = '0' then -- asynchronus reset (active low)
            output <= (others => '0');
        else
            output <= input <& phiM;
        end if;
    end;
end;

```


A.2 VHDL


```
end gf_phi
```



```

-- purpose: GF1x
-- type    : combinational inputs : input_fcs
--          output_wip: process(input_fcs) gf_xr_input
--          output_wip(0) := (input_fc

```

```
end f_x_r_x;  
architecture behavior of f_x_r_x is  
begin -- behavior  
    p_f_x_r_x:
```

```
        utput_wip : ut_std_logic_vector(01 d wnt 0));  
end f_x_r_0x;  
  
a r_
```


A.2.5 gf_multiplier

```
c mp nent gf_phi1_register
p rt (
    reset      : in  std_logic;           -- #RESET
```

```
input_fcs : in
```



```
input_wip => btwl_x_9, input_fcs => btwl_9,
```

A.2.6 big_xor.vhd

```

=====
-- File      : big_xor.vhd
-- Author    : José María Nadal
-- Date      : Mar, 2001
-- Descripti n : Defines the output stage

-- Copyright (C) 2001 José María Nadal <chema@sc uts-es. es>

-- This program is free software; you can redistribute it and/or
--

```

```

    elsif phi'event and phi = '1' then -- rising cl ck edge
        utput(15 d wnt 0)  <= utput_x r(15 d wnt 0);
        utput(16 d wnt 16) <= fcs_input(15 d wnt 0);
    end if;
end pr cess p_big_x r_register;

p_big_x r_c mbin

```

```

ti      a

```



```
phi0 => phi0, input => input,  
output => wait_intermediate);  
mf_multiplier_1 : mf_multiplier p rt map (reset => reset_intermediate,
```

```
library IEEE;  
use I
```

```
begin -- pr cess p_input
  if phi1'event and phi1='1' then
    if
```



```
        wait;
    end process p_reset;

    p_input: process (phi)
        variable input_file : bit_vector(51 downto 0);
        variable line : line;
    begin -- process p_input
        if phi'event
```

```
--  1 pyright (1) 1001
```

```

-- Important: These parameters have been calculated for a 500MHz
-- relative clock - 4 ns per stage-
p_phi1: process
begin -- process p_phi1
    phi1 <= '1', '0' after 4.1 ns;
    wait for 4.1 ns;
end process p_phi1;

p_phi2: process
begin -- process p_phi2
    phi2 <= '1', '0' after 0.5 ns, '1' after 4.1 ns;
    wait for 4.1 ns;
end process p_phi2;

-- ... (repeated for phi3 to phi10) ...

begin -- process p_phi10
    phi10 <= '1', '0' after 0.5 ns, '1' after 4.1 ns;
    wait for 4.1 ns;
end process p_phi10;

```

```
big_x_r_1 : big_x_r_p_r_t map (phi => phi, reset => reset, f_input => f_input,
                               input_input => input_input, fcs_input => fcs_input,
                               utput => utput);

end structural;

configuration cf_
```

```
    reset    : in      std_logic;
    input    : in      std_logic_vector(15 downto 0);
    fcs_out  : out std_logic_vector(63 downto 0);
end component;

signal phi1, phi2, reset : std_logic;
signal input              : std_logic_vector(15 downto 0);
signal fcs_out            : std_logic_vector(63 downto 0);

-- We a
```

```
    end if;  
end process p_ output;
```

```
URU_1 : URU_t      y      , w y f      e f w y      _t
```

B . . . n . . . c

B.1 Interfaces of the different

License of this work

C.1 GNU GENERAL PUBLIC LICENSE

Version

1. You may copy and distribute verbatim copies of the Program's source code as you receive it, in any

designated place, then offering equivalent access to copy the source code from the same place counts as distribution of the source code, even though third parties are not compelled to copy

prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for

may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.

- In any section entitled “Acknowledgements” or “Dedications”, preserve the section’s title, and preserve in the section all the

C.2.8 Aggreg

