|
What is the timeframe when you will have a gate and memory
count for some implementations.
I am interested in the silicon side.
I used to run an ASIC company and have contacts to do some low
cost prototyping once initial validation is done.
I am assuming that Virtex fpga's will be used for initial
verification.
regards,
Kash Johal
|