[oc] Bus sniffer

[glias@mixmail.com]

Hi,

  I'm trying to develope a bus sniffer for a chip. The characteristics of 
the bus to be observed are 35 Mhz / 36 bits. I'm trying to use as less 
test logic as I can inside the chip so the idea is to write a small block 
that would sample the bus and send the data in groups of 4 or maybe 
more bits (the limit is 8). The other part of the system would be placed 
in a FPGA outside that will adapt the data and transmit it to the PC. 

  Does somebody of you have experience with this?, which protocols 
would you use?, is there some code alreary written? this would be great 
because we are really in a hurry.

  Thanks in advance,

   Gabriel
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml