[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] wb_prefetch_spram/bench/verilog tb_defines.v t ...



CVSROOT:	/home/oc/cvs
Module name:	wb_prefetch_spram
Changes by:	lampret	01/07/31 04:00:34

Modified files:
	bench/verilog  : tb_defines.v tb_top.v wb_master.v 

Log message:
	Added RAM_DATAWIDTH. Changed wb_master.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml