[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[fpu] fpu synthesis problem

To: fpu@opencores.org
Subject: [fpu] fpu synthesis problem
From: "Juan A. Gómez" <jangomez@unex.es>
Date: Wed, 05 Sep 2001 12:22:25 +0200
Organization: UEX
Reply-To: fpu@opencores.org
Sender: owner-fpu@opencores.org

Hi all,

I've tryed to do the fpu unit synthesis with FPGA Express verilog
compiler (under Xilinx Foundation IDE). This error appears:
* Operands to divide must be constants in routine called from div_r2
line 90 in file 'primitives.v'
Can anybody help me?
Thanks a lot.
--
-------------------------------------------------
|                   Juan A. Gomez                    |
|                                               |
| Univ.  Extremadura   | Univ. of Extremadura   |
|           Email: jangomez@unex.es             |
-------------------------------------------------


--
To unsubscribe from fpu mailing list please visit http://www.opencores.org/mailinglists.shtml

Follow-Ups:
- Re: [fpu] fpu synthesis problem
  - From: Rudolf Usselmann <rudi@asics.ws>

Next by Date: Re: [fpu] fpu synthesis problem
Next by thread: Re: [fpu] fpu synthesis problem
Index(es):
- Date
- Thread