[usb] Join the USB opencore projects

[vcai <vcai@usc.edu>]

Hi
	My name is Victor Cai.  I have done some FPGA work in VHDL and
some sim work in Verilog.  I would like to help the team in develping the
USB core.  Please let me know if there are anything I might contribute.

Thanks

Victor