[oc] OR1K VHDL simulation problem

["Chen Zhang" <C_Zhang@lbl.gov>]

I tried to simulate the OR1k VHDL files with ModelSim, however, the
component ram16x1s is missing, thus the Regfile does not work properly.
Please advise how to solve this problem.


Chen Zhang